
P
LL
s
-
s
M
T
6 - 41
HMC703LP4E
v02.0813
8 GHz fractional syntHesizer
For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824
978-250-3343 978-250-3373 fax Order On-line at www.hittite.com
Application Support: pll@hittite.com
HMc Mode - serial Port reaD operation
A typical HMC Mode READ cycle is shown in
Figure 42.
a. The Master (host) asserts both sEN (serial Port Enable) and sDI to indicate a READ cycle, followed
by a rising edge sCK. Note: The Lock Detect (LD) function is usually multiplexed onto the LD_sDO
pin. It is suggested that LD only be considered valid when sEN is low. In fact LD will not toggle until
the first active data bit toggles on LD_sDO, and will be restored immediately after the trailing edge
of the LsB of serial data out as shown in
Figure 42.
b. The slave (synthesizer) reads sDI on the 1st rising edge of sCK after sEN. sDI high initiates the
READ cycle (RD)
c. Host places the six address bits on the next six falling edges of sCK, MsB first.
d. slave registers the address bits on the next six rising edges of sCK (2-7).
e. slave switches from Lock Detect and places the requested 24 data bits on sD_LDO on the next 24
rising edges of sCK (8-31), MsB first .
f.
Host registers the data bits on the next 24 falling edges of sCK (8-31).
g. slave restores Lock Detect on the 32nd rising edge of sCK.
h. sEN is cleared after a minimum delay of t6. This completes the cycle.
table 10. sPi HMc Mode - read timing characteristics
Parameter
Conditions
Min.
Typ.
Max.
Units
t1
t2
t3
t4
t5
t6
sEN to sCK setup time
sDI setup to sCK time
sCK to sDI hold time
sEN low duration
sCK to sDO delay
sCK to sEN fall
8
3
20
10
8.2ns+0.2ns/pF
ns
Figure 42. HMC Mode Serial Port Timing Diagram - READ